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Abstract
In the automotive domain, several loosely-coupled Ar-
chitecture Description Languages (ADLs) compete to pro-
vide a set of abstract modeling and analysis services on top
of the implementation code. In an effort to make all these
languages, and more importantly their underlying models,
interoperable, we use the UML Profile for MARTE as a
pivot to define the semantics of these models.
In this paper, we particularly focus on East-ADL2.
We discuss the benefits of having an integrated, MARTE-
centered, approach. We give a formal semantics of East-
ADL2 timing requirements. Relying on this semantics, sev-
eral kinds of analysis are possible. Requirements become
executable and simulations are run. A constraint solver is
used to detect logical inconsistencies. Our proposal is illus-
trated on an Anti-lock Braking System (ABS).
1. Introduction
Architecture Description Languages (ADLs) are more
and more accepted as means to manage the engineering in-
formation related to automotive electronics and deal with
the increasing complexity of the automotive software [7].
Several loosely-related ADLs are competing in that area
(AADL [11], EAST-ADL [4], SYSML [16, 9], AML [3]).
Some propose connections with the emerging standard AU-
TOSAR (http://www.autosar.org), rely on it for the imple-
mentation and build on top some requirement and traca-
bility facilities. Others provide analysis models and tools.
However, the ever increasing cost of software in domains
like automotive calls for a single framework that would
bring together all tools and models and interprete them
consistently. Building on the numerous existing, close to
maturity, UML (Unified Modeling Language) tools seems
like a good way to avoid building and maintaining sepa-
rate domain-specific graphical editors when graphical as-
pects should be managed once and for all.
UML is becoming more and more popular for the design
and modeling of software systems. Being a general-purpose
language, it lacks key features to model software of the real-
time and embedded (RTE) domain. The recently adopted
UML Profile for Modeling and Analysis of Real-Time and
Embedded systems (MARTE) [15] aims at bringing in the
missing features. The goal has never been for MARTE to
become the unified (universal) language for modeling RTE
systems but rather to be a pivot that brings interoperability
between the existing languages and formalisms of the RTE
domain. The belief is that one single language or model
of computation would never be able to cover all aspects for
RTE systems whatever good it is for a given specific aspect
(schedulability, dependability, requirement . . . analyses).
In a continuous effort, we have been trying to show how
to use MARTE and its time model [1] to define the seman-
tics of existing models of the RTE domain formally. Fol-
lowing some similar work on AADL [2], this paper focuses
on EAST-ADL and explains how to express the seman-
tics of EAST-ADL timing requirements in MARTE. Based
on this semantics, our constraint solver can detect incon-
sistencies and execute the timing requirements when there
is no constraint violations. Giving a formal semantics to
automotive-related models to make the specifications open
for direct analysis resembles other work on AUTOSAR [10]
and AADL [12]. However, instead of defining another spe-
cific time model, we reuse MARTE time model in a consis-
tent way so that different models and tools can be compared
and can ultimately interoperate. Another direct benefit of
using MARTE, a UML Profile, is that any UML-compliant
tool can be used to edit, store, version and maintain all re-
quired models of systems under study, from requirements
and system specification to implementation models.
We start with a brief overview of EAST-ADL capabili-
ties in Section 2. Then Section 3 introduces MARTE time
model. Follows our contribution in Section 4 where MARTE
is used to define the semantics of EAST-ADL timing re-
quirements. Finally, Section 5 discusses the benefits of our
proposal and possible modeling improvements. An Anti-
lock Braking System (ABS) is used as a running example.
2. Overview of East-ADL2
EAST-ADL (Electronic Architecture and Software
Tools, Architecture Description Language) has been ini-
tially developed in the context of the East-EEA European
project [14]. To integrate proposals from the emerging stan-
dard AUTOSAR and from other requirement formalisms like
SYSML, a new release called EAST-ADL2 [4, 13] has been
proposed by the ATESST project.
Structural modeling in EAST-ADL covers both analysis
and design levels. In this paper the focus is on the analysis
level and especially on timing requirements.
2.1. Timing Requirements
EAST-ADL requirements extend SYSML requirements
and express conditions that must be met by the system.
They usually enrich the functional architecture with extra-
functional characteristics such as variability and temporal
behavior. In this paper, we focus on the three kinds of tim-
ing requirements available in EAST-ADL:
1. DelayRequirement that constrains the delay “from” a
set of entities “until” another set of entities. It speci-
fies the temporal distance between the execution of the
earliest “from” entity and the latest “until” entity;
2. RepetitionRate that defines the inter-arrival time of
data on a port or the triggering period of an elemen-
tary ADLFunction;
3. Input/outputSynchronization that expresses a timing re-
quirement on the input/output synchronization among
the set of ports of an ADLFunction. It should be used to
express the maximun temporal skew allowed between
input or ouput events or data of an ADLFunction.
Timing requirements specialize the meta-class Timin-
gRestriction, which defines bounds on system timing at-
tributes. The timing restriction can be specified as a nomi-
nal value, with or without a jitter, and can have lower and
upper bounds. The jitter is the maximal positive or negative
variation from the nominal value. A bound is a real value
associated with an implicit time unit (ms, s, . . . ).
2.2. Example
As an illustration, we consider an Anti-lock Braking Sys-
tem (ABS). This example and the associated timing require-
ments are taken from the ATESST report on EAST-ADL
timing model [6]. The ABS architecture consists of four
sensors, four actuators and an indicator of the vehicle speed.
The sensors ( ifl, ifr, irl, irr) measure the rotation speed
of the vehicle wheels. The actuators (ofl, ofr, orr and orl)
indicate the brake pressure to be applied on the wheels.
The FunctionalArchitecture is composed of FunctionalDe-
vices for sensors and actuators and an ADLFunctionType for
the functional part of the ABS. An ADLOutFlowPort pro-
vides the vehicule speed (speed).
The execution of the ABS is triggered by R. Parameter
Ls measures the latency of sensor sampling. The values of
the four sensors involved in the ABS must arrive on the in-
put ADLFlowPorts within delay Jii (InputSynchronization).
A similar OuputSynchronization delay Joo is represented
on the output interface side. The Lio represents the delay
from the first event on the input set of the ABS until the last
event occurrence on the output set. The sampling interval
of the sensor is given by parameter H . These parameters
are modeled by timing requirements characterized by tim-
ing values or intervals with jitters.
Rk-1 Rk
Lsk-1 Liok-1 Joo,kJii,kJoo,k-1Jii,k-1 Lsk Liok
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ABS ABS
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H : Sampling Interval
Ls : Sampling Latency 
Lio : Input-Output Latency 
Jii : Input Synchronization 
Joo : Output Synchronization 
R : Trigger Period 
Figure 1. Timing model of the ABS
3. MARTE Time Model
MARTE defines a broadly expressive Time Model that
provides for a generic timed interpretation of UML mod-
els. In this presentation we focus on clocks and clock con-
straints. MARTE time model is described in a previous pa-
per [1]. It defines time structure as a set of interdependent
clocks. Interdependency results from relationships existing
between instants i and j from different clocks: precedence
(i ≺ j), coincidence (i ≡ j) or exclusion (i#j). In practice,
such relationships are specified with the dedicated language
CCSL. It is briefly presented in the next subsection.
3.1. CCSL
CCSL (Clock Constraint Specification Language) is a
non normative language annexed to MARTE specification.
It is a declarative language that specifies constraints im-
posed on the clocks (activation conditions) of a model.
These constraints can be classified into four categories: syn-
chronous, asynchronous, mixed, and non-functional.
Synchronous clock constraints rely on coincidence.
Subclocking is such a constraint: each instant of the sub-
clock must coincide with one instant of the superclock. The
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mapping must be order-preserving. To model the ABS (see
Section 4) we need two other synchronous constraints: dis-
cretizedBy and isPeriodicOn. The former discretizes a dense
clock. It is mainly used to derive a discrete chronometric
clock from IdealClk. IdealClk is a dense chronometric
clock, predefined in MARTE Time Library, and supposed to
follow “physical time” faithfully. For instance:
Clock c10 = IdealClk discretizedBy 0.0001 (1)
Eq. 1 specifies that c10 is a discrete chronometric clock
whose period is 0.0001 s, where s is the time unit associated
with IdealClk, therefore c10 is a 10 kHz clock.
Clock c1 isPeriodicOn c10 period 10 (2)
Eqs. 2 reads that there is a tick of c1 every 10th ticks of
c10 (i.e., c1 is a 1 kHz clock).
Asynchronous clock constraints are based on prece-
dence, which may appear in a strict (≺) or a non-strict (4)
form.
The clock constraint “a isFasterThan b” (symbolically
denoted by a 4 b) specifies that a is (non-strictly) faster
than b, that is for all natural number k, the kth instant
of a precedes or is coincident with the kth instant of b
(∀k ∈ N, a[k] 4 b[k]). “b isSlowerThan a” is equivalent
to “a isFasterThan b”.
Alternation is a form of mutual precedence.
“a alternatesWith b” (symbolically denoted by a ∼ b)
states that ∀k ∈ N?, a[k] ≺ b[k] ≺ a[k + 1].
Mixed clock constraints combine coincidence and
precedence. Given 2 clocks a and b, “c =
inf(a, b)” is the slowest clock faster than both a and b
(∀k ∈ N?, c[k] ≡ if a[k] 4 b[k] then a[k] else b[k]).
Similarly, “d = sup(a, b)” is the fastest clock among all
clocks slower than both a and b
(
∀k ∈ N, d[k] ≡ if a[k] 4
b[k] then b[k] else a[k]
)
. Most of the time, inf and sup clocks
are neither a nor b. inf and sup are easily extended to sets of
clocks.
Another mixed clock constraint enforces delayed coin-
cidences. “c = a delayedFor n on b” imposes c to tick
synchronously with the nth tick of b following a tick of a.
It is considered as a mixed constraint since a and b are not
assumed to be synchronous.
Non Functional Property constraints apply to chrono-
metric clocks. While IdealClk is supposed to be perfect,
an actual clock may have flaws. For instance, its period may
not be strictly constant with respect to IdealClk. CCSL in-
troduces special constraints to specify stability, drift, off-
set. . . of chronometric clocks. Examples of stability are
given in Section 4.
Stochastic parameters are available in CCSL. Nondeter-
mism introduced by such parameters may reflect a hidden
detail or a partial knowledge about the actual constraints.
The uniform distribution is often used to represent a toler-
ance interval on a duration.
3.2. TimeSquare
TIMESQUARE is the software environment we propose
to deal with MARTE time model and CCSL. TIMESQUARE
is an Eclipse plugin that has four main functionalities: 1)
interactive clock-related specifications, 2) clock constraint
checking, 3) generation of a solution, 4) displaying and ex-
ploring waveforms.
A wizard, included in TIMESQUARE, facilitates clock
definitions, clock constraint specifications, model element
browsing, and parameter setting.
The second functionality checks constraint sanity and is
called when the above mentioned wizard is not used.
The third functionality relies on a constraint solver that
yields a satisfying execution trace or issues an error mes-
sage in case of inconsistency. The traces are given as wave-
forms written in an IEEE standard textual format [5] for
dumpfiles (called VCD). The solver intensively uses Binary
Decision Diagrams (BDD) to manipulate boolean equations
induced by CCSL clock constraints.
4. Modeling East-ADL requirements in CCSL
4.1 Clocks and events
The term clock used in CCSL may be misleading and
deserves to be further discussed. Every event on which
we want to attach time constraints can be associated with
a clock. Event is taken here in the very broad sense (as
in UML) to denote something that happens (the start of an
action, the receipt of a message, . . . ). In that case, CCSL
clocks represent the set of instants at which the concerned
event occurs. CCSL clock constraints are relations amongst
instants of the related clocks.
Overall, there are two kinds of relations supported by
EAST-ADL timing requirements. Either, a timing require-
ment specifies a temporal relation between two successive
occurrences of a single event (i.e., two successive instants of
the same clock), or between occurrences of different events.
In the latter case, it is mostly between events that occur at
the same rate and constraints relate the ith occurrence of
one event and the ith occurrence of other events. Addition-
ally, all requirements involve physical time but most also
induce logical relations. A part of our contribution is to
make explicit these logical relations by applying the ade-
quate CCSL constraints. This section shows how CCSL can
express the example described in Section 2.
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4.2 Repetition rate
A RepetitionRate concerns successive occurrences of
the same event (data arriving to or departing from a port,
triggering of a function). In all cases, it consists in giv-
ing a nominal duration between two successive occur-
rences/instants of the same event/clock. When the duration
is specified in terms of number of occurrences of another
event (for instance, number of clock cycles), CCSL relation
isPeriodicOn must be used. When the duration is given in
seconds (time unit s), then relation discretizedBy must be
used. The two relations can also be combined to give both
logical and physical constraints. Eq. 2 (Section 3.1) builds
a discrete, 1 kHz chronometric clock c1. Eq. 3 uses c1 to
specify a 5 ms repetition rate for function f , where f.start
is a clock associated with the beginning of function f . This
equation defines f.start as being a subclock of c1 five times
less frequent.
f.start isPeriodicOn c1 period 5 (3)
MARTE stereotype TimedProcessing enables the associa-
tion of a clock with the start event of a given behavior. If a
jitter is associated with the period, CCSL relation hasStabil-
ity should be used: f.start hasStability 0.2. This stability
property combined with Eq. 3 states that the jitter on the
nominal 5 ms period is 1 ms, thus expressing the EAST-
ADL repetition rate.
4.3 Delay requirements
A DelayRequirement constrains the delay between a set
of inputs and a set of outputs. Input (resp. output) synchro-
nizations are a specialization without outputs (resp. inputs).
At each iteration, all inputs and outputs must occur. So for
each iteration i, it is a matter of constraining the temporal
distance between the ith occurrences of two events (occur-
ring on inputs or outputs). These requirements concern two
sets of events and imply a constraint between the earliest oc-
currence out of the first set (CCSL relation inf) and the latest
occurrence out of the second set (CCSL relation sup). In our
example, function abs has four inputs, one for each wheel.
Eqs. 4–5 specify the inf and sup for the inputs. Analogous
equations exist for the outputs.
Clock iinf = inf(ifl, ifr, irl, irr); (4)
Clock isup = sup(ifl, ifr, irl, irr); (5)
CCSL operator delayedFor builds from an initial clock
a delayed clock for a given duration. Combining delayed-
For with isFasterThan allows for specifying distances be-
tween two clock instants. Here again, distance are a priori
expressed in number of ticks of a reference clock. For in-
stance, Eq. 6 denotes a delay requirement and states that the
maximum end-to-end latency of the function abs is 3 ms. It
characterizes the requirement Lio.
osup 4 (iinf delayedFor 3 on c1) (6)
When the latency is not a nominal value, similar mech-
anisms as the one explained in the previous subsection can
be exploited to define lower/upper bounds and jitters.
4.4 Causal relationships
An ADLFunctionType implies a data flow execution. The
flow goes from sensors to actuators and is repeated for-
ever. This causal flow can be modeled in CCSL with the
precedence-based relation alternatesWith
(
∼
)
. For in-
stance, equations below state that each release R must be
followed by one and only one capture of each input, one
execution of the function abs and one output emission and
that all these actions must be performed before the next re-
lease. The last equation specifies that all inputs must occur
before any output is emitted.
R ∼ iinf R ∼ isup R ∼ abs
R ∼ oinf R ∼ osup isup ∼ oinf
5. Discussion and results
The previous section has shown how to express the tim-
ing requirements of the ABS system in a declarative way
using CCSL. This specification can be used as a golden
model to validate existing realizations of the system. With
TIMESQUARE, we may go a step further towards executable
specifications. Starting with timing requirements expressed
in CCSL, we build a refined model of the timed behavior of
the ABS system. Refining a constraint may consist in fixing
some parameter values, in accordance with the initial spec-
ification. Then, TIMESQUARE simulates the refined model,
possibly revealing inconsistency in the specification.
The ABS can be modeled as a periodic data flow sys-
tem, or, because of the jitters, an almost periodic one.
MARTE clocks and clock constraints can easily capture
such a data flow behavior. We use Timers, a specializa-
tion of the constraint delayedFor, for modeling latencies
associated with communications and processings. For in-
stance, i = R delayedFor Ls on c10 reads that R causes
the availability of a sample (clock i) with a latency Ls.
Note that Ls is a stochastic delay defined here by a uni-
form distribution Uniform(10..30). Since the delay is mea-
sured on clock c10 (10 kHz), the above constraint states that
1 ms ≤ Ls ≤ 3 ms, in accordance with the given timing
specifications.
Clock i is not part of the ABS specification. We have
introduced this auxiliary clock to respect faithfully Fig-
ure 1 borrowed from the ATESST example. Since there
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are 4 values to acquire, instead of one clock (i), we had
to consider 4 clocks (ifl, ifr, irl, irr) each of them being
delayed from i for a random duration Uniform(0..5) on c10
(i.e., 0 ≤ delay ≤ 0.5 ms). This gives rise to the input
synchronization jitter Jii forced to be less than 0.5 ms.
The current version of TIMESQUARE generates a se-
quence of steps that satisfies the set of constraints. An in-
consistent specification can lead to a deadlock: after a finite
sequence of steps, the simulation gets at a point where all
the clocks are disabled (not allowed to tick). With the val-
ues given in the specification, we have encountered such a
deadlock caused by the violation of an alternation: R tries
to occur while osup has not occurred yet. R being the (indi-
rect) cause of all other events, the simulation cannot proceed
on. This diagnostic is facilitated by the generation of an
anomaly report file that contains the history upto the dead-
lock and the state of all clocks at the faulty step. Raising
the period of R from 7 ms to 8 ms allows osup to occur in
time and the simulation runs without abortion. Of course,
this is not a proof of correctness. A simulation is conclusive
only when it reveals a counter-example. Note that the ini-
tial specification allowed only 5 ms to period R, which was
certainly insufficient and surely rejected by the simulator.
An inconsistent specification may also lead to a “live-
lock”: a subset of clocks are mutually exclusive so that they
cannot tick any more. This behavior is easily spotted on
the simulation display by the persistent absence of pulses
for these clocks. This is only a presumption of livelock,
that should be confirmed or invalidated by inspection of the
simulation trace.
6. Conclusion
The AUTOSAR community has screened the Time model
proposed by the ATESST project and identified a number of
delicate issues. Our approach meets these conclusions and
can be considered as a proposal to solve some of the issues.
In this paper, we have expressed the semantics of EAST-
ADL timing requirements using MARTE CCSL. More de-
tails about our approach are available in a research re-
port [8]. Making the semantics formal allows for an auto-
matic detection of logical inconsistencies. Then, require-
ments have been refined into an executable specification
to run simulations and explore the dynamic properties of
acceptable executions. Executable specifications certainly
help detecting errors at early stages. Using a pivot language,
like CCSL, allows for better interoperability and builds on
the large number of UML-based modeling frameworks.
Even though the simulation can detect some errors in the
specification, it should be combined with exhaustive for-
mal analyses. For instance, livelock detection can be auto-
mated with model-checking approaches, provided that the
state-space is finite. TIMESQUARE already generates the
state-space at each step. For now, our default simulation
policy consists in randomly selecting a minimal set of fire-
able clocks at each simulation step. Other policies must be
implemented and combined with validation of properties.
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